

UNITED STATES DEPARTMENT OF COMMERCE Pat nt and Trad mark Offic

Address: COMMISSIONER OF PATENTS AND TRADEMARKS

Washington, D.C. 20231

	APPLICATION NO.	FILING DATE	FIRST NAMED	INVENTOR		ATTORNEY DOCKET NO.
	09/440,595	11/15/9	9 MAJID		N	PHA-23843
Γ				\neg	EXAMINER	
			MMC2/0724	1		
	US PHILIPS	PATENT COU CORPORATI	ON	1	ARTUNIT	CH, V PAPER NUMBER
	580 WHITE TARRYTOWN		D		DATE MAILED	:
						07/24/01

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trad marks

Office Action Summary

Application No. **09/440,595**

\pplicant(s)

Majid et al

Examiner

Nitin Parekh

Art Unit 2811



The MAILING DATE of this communication appear	rs on the cover sheet with the correspondence address						
Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SETHE MAILING DATE OF THIS COMMUNICATION.	· · ·						
communication. - Failure to reply within the set or extended period for reply will, by statul - Any reply received by the Office later than three months after the maili	n. ply within the statutory minimum of thirty (30) days will d will apply and will expire SIX (6) MONTHS from the mailing date of this te, cause the application to become ABANDONED (35 U.S.C. § 133).						
earned patent term adjustment. See 37 CFR 1.704(b).							
1) X Responsive to communication(s) filed on <u>May 14</u> .	2001						
2a) ☑ This action is FINAL . 2b) ☐ This act	tion is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte QuayNe35 C.D. 11; 453 O.G. 213.							
Disposition of Claims							
4) 🗓 Claim(s) <u>1-7</u>	is/are pending in the applica						
	is/are withdrawn from considers						
5)	is/are allowed.						
6) 🔀 Claim(s) <u>1-7</u>	is/are rejected.						
7)	is/are objected to.						
8) Claims	are subject to restriction and/or election requirem						
Application Papers							
9) The specification is objected to by the Examiner.							
10) The drawing(s) filed on is/	are objected to by the Examiner.						
11) The proposed drawing correction filed on	is: a∭ approved b)⊡disapproved.						
12) \square The oath or declaration is objected to by the Examin	ner.						
Priority under 35 U.S.C. § 119							
13) Acknowledgement is made of a claim for foreign prior	ority under 35 U.S.C. § 119(a)-(d).						
a) ☐ All b) ☐ Some* c) ☐None of:							
1. Certified copies of the priority documents have	been received.						
2. Certified copies of the priority documents have	been received in Application No						
Copies of the certified copies of the priority documents application from the International Bureau See the attached detailed Office action for a list of the	u (PCT Rule 17.2(a)).						
*See the attached detailed Office action for a list of the certified copies not received. 14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).							
· · · · · · · · · · · · · · · · · · ·	Sherity dilater 60 0.0.0. § 110(c).						
Attachment(s)	1 - 1						
15) X Notice of References Cited (PTO-892)	18) Interview Summary (PTO-413) Paper No(s).						
16) Notice of Draftsperson's Patent Drawing Review (PTO-948)	19) Notice of Informal Patent Application (PTO-152)						
17) X Information Disclosure Statement(s) (PTO-1449) Paper No(s). 2 and 4	20) Other:						

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takagi et al (US Pat. 6130458) in view of Lauffer et al (IDS-paper #4, European Pat. 0471938A1) and the admitted prior art (APA- Japanese Pat. 6-169057A).

Regarding claim 1, Takagi et al disclose a multichip hybrid integrate circuit (IC)/module comprising:

-a power semiconductor chip and (200 in Fig. 12A and B) and a control semiconductor chip (100 in Fig. 12A and B) mounted on an electrically conductive substrate connected to ground potential (81 in Fig. 12B) where the power semiconductor chip comprises a silicon-on-insulator device and the control semiconductor chip comprises a semiconductor device having a substrate connected to ground potential, and

Application/Control Number: 09440595

Art Unit: 2811

- the power and control semiconductor chips are directly mounted on the electrically conductive substrate without the use of a separate electrical insulation layer (Fig. 12B)

(Fig. 12A and B; Fig. 15; Col. 11, line 30-Col. 12, line 57).

Takagi et al fail to specify the control semiconductor chip comprising a bulk technology device and electrically conductive substrate connected to ground potential as being a heat sink substrate. However, it would be obvious to the one of ordinary skill in the art that Takagi et al's chip (CMOS, bipolar, etc.) structure can be fabricated using a conventional/bulk technology. Lauffer et al teach using a multichip module comprising a chip on insulator/dielectric (115 in Fig. 4) and an integrated circuit (IC) chip (112 in Fig. 4) comprising a bulk technology device (having no insulation layer between the device and substrate). Furthermore, chip 112 is directly mounted on the electrically conductive heat sink/substrate made of copper (11 in Fig. 4; Col. 9, line 7) and the substrate is connected to a ground potential (Col. 12, line 32).

The APA and the cited reference (Hill- US Pat. 6028348, Fig, 3; Col. 2, line 66) teach using a multichip module with the chips mounted on a conventional metal heat sink/substrate.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time

invention was made to incorporate a control semiconductor chip comprising a bulk technology device and an electrically conductive heat sink substrate connected to ground potential to achieve improved electrical and thermal performance using Lauffer et al and APA's chip/substrate structure in Takagi et al's multichip module.

Page 4

'Application/Control Number: 09440595

Art Unit: 2811

Regarding claim 2, Takagi et al disclose the control semiconductor chip comprising CMOS or

any other configurations comprising BICMOS, bipolar, n-MOS, etc. (Col. 13, line 64).

Claims 3 and 4 are rejected as explained above for claims 2 and 1.

Claim 5 is rejected as explained above for claim 1.

Claims 6 and 7 are rejected as explained above for claim 1.

Response to Arguments

A. Applicant contends that Takagi et al do not teach using a control chip being fabricated using a bulk technology without having an insulating layer. However, claim 1 does not cite the bulk technology comprising no insulation layer between the device and substrate.

Conclusion

2. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Application/Control Number: 09440595

Art Unit: 2811

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Papers related to this application may be submitted directly to Art Unit 2811 by facsimile transmission. Papers should be faxed to Art Unit via Technology Center 2800 fax center located in Crystal Plaza 4, room 4C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (15 November 1989).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number in (703) 305-3410. The examiner can be normally reached on Monday-Friday from 08:30 am-5:00 pm.

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas, can be reached on (703) 308-2772. The fax number for the organization where this application or proceeding is assigned is (703) 308-7722 or 7724.

Nitin Parekh

07-20-01

TOM THOMAS SUPERVISORY PATENT EXAMINER